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ABSTRACT
Communication Reliability in Network on Chip Designs. (August 2011)
Reeshav Kumar, B.E., Birla Institute of Technology & Science, India
Chair of Advisory Committee: Dr. Seong Gwan Choi
The performance of low latency Network on Chip (NoC) architectures, which
incorporate fast bypass paths to reduce communication latency, is limited by crosstalk
induced skewing of signal transitions on link wires. As a result of crosstalk interactions
between wires, signal transitions belonging to the same flit or bit vector arrive at the
destination at different times and are likely to violate setup and hold time constraints
for the design. This thesis proposes a two-step technique: TransSync- RecSync,
to dynamically eliminate packet errors resulting from inter-bit-line transition skew.
The proposed approach adds minimally to router complexity and involves no wire
overhead. The actual throughput of NoC designs with asynchronous bypass designs
is evaluated and the benefits of augmenting such schemes with the proposed design
are studied. The TransSync, TransSync-2-lines and RecSync schemes described here
are found to improve the average communication latency by 26%, 20% and 38%
respectively in a 7X7 mesh NoC with asynchronous bypass channel.
This work also evaluates the bit-error ratio (BER) performance of several existing
crosstalk avoidance and error correcting schemes and compares them to that of the
proposed schemes. Both TransSync and RecSync scheme are dynamic in nature
and can be switched on and off on-the-fly. The proposed schemes can therefore be
employed to impart unequal error protection (UEP) against intra-flit skewing on
NoC links. In the UEP, a larger fraction of the energy budget is spent in providing
protection to those parts of the data being transmitted on the link which have a higher
priority, while expending smaller effort in protecting relatively less important parts
iv
of the data. This allows us to achieve the prescribed level of performance with lower
levels of power. The benefits of the presented technique are illustrated using an H.264
video decoder system-on-chip (SoC) employing NoC architecture. We show that for
Akyio test streams transmitted over 3mm long link wires, the power consumption can
be reduced by as much as 20% at the cost of an acceptable degradation in average
peak signal to noise ratio (PSNR) with UEP.
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1CHAPTER I
INTRODUCTION
Advances in technology have nurtured growth in the performance of integrated circuits
in keeping with the predictions of Moore’s law over the last three decades. Increase
in integration density has for long sustained increased microprocessor performance
through higher clock rates and micro-architectural innovations. However, the dra-
matic increase in power density with device scaling in deep-Deep Sub-micron (DSM)
technologies has made it infeasible to scale operating frequencies any more. The fun-
damental limitations to power dissipation in circuits, diminishing returns from the
super-scalar execution model exploiting instruction level parallelism, increasing gate
density and cost of wires in advanced integrated circuit technologies require that we
look for new ways to harness their capabilities effectively.
Many-core and multi-core micro-architectures constructed from several simpler
processing elements (PEs) have been touted as the way forward to meet the ever
increasing performance needs with manageable power levels and affordable costs. As
a result, the development of complex Multi-Processor Systems-on-Chip (MPSoCs)
and Chip-Multi-Porcessors (CMPs) has been receiving increasingly more and more
attention lately [1], [2], [3]. Fig. 1 shows the International Technology Road-map
for Silicon (ITRS) 2009 [4] projections for the anticipated growth over time in the
performance and number of cores for the System on Chip (SoC) Networking Driver
targeting the mid-range switching/routing workload segment of the embedded net-
working space, with 30W power envelope. As per these projections, the number of
cores is expected to increases by 1.4× every year for a constant die area. This implies
The journal model is IEEE Transactions on Automatic Control.
2Fig. 1. ITRS 2009 projections for future SOC networking driver MC/AE platform
performance.
that the performance of future 22nm system (with 80+ cores) would be > 20× times
the performance of an 8-core implementation at 45nm in 2009.
Present day CMPs and MPSoCs encompass several intellectual property (IP)
blocks and customized processing units (PUs). Traditional multi-drop buses do not
scale sufficiently to meet the bandwidth demands of such many-core systems [5]. Net-
works on chip (NoC) designs offer large communication bandwidth and are therefore
quickly substituting traditional bus based and ad-hoc on-chip interconnect implemen-
tations to become the design paradigm for CMPs/SoCs/MPSoCs [6] [7] [8]. NoCs are
comprised of several nodes and each node can have one or more processing elements
(PEs). These nodes, which may be placed several milli-metres apart on the die, are
connected together by regular point to point links. Each node has a routing element
that enables it to communicate with other nodes. The NoC infrastructure thus com-
prises physical layer, the data link layer and the network layer of the OSI protocol
stack where the router plays the key role in facilitating on-chip communication be-
3tween nodes [5, 9, 10]. The regular structure of NoCs makes them energy efficient
and greatly simplifies the design of modular and reliable high performance systems.
A comparison of the pros and cons of several popular NoC topologies can be found
in [11][12].
In DSM technology nodes, with the reduced voltage swing, increasing clock fre-
quencies and large propagation delays; signal transitions on interconnect wires have
become increasingly susceptible to crosstalk induced performance degradation. Thus
the integrity of signal transmitted on not just global wires but also intermediate and
local wires also needs careful consideration. This is especially true of NoC designs em-
ploying globally asynchronous locally synchronous (GALS) clocking [13, 14, 15, 16],
where network traversal latency is very high since flits might need to be synchronized
at every hop between the source and the destination.
Several recent works have dwelt on improving network performance for GALS
NoC designs by allowing flits to be asynchronously bypassed at intervening hops
between the source and destination by incorporating some specialized clock rout-
ing [17, 18, 19, 20]. The presence of long distance traffic in 2-D mesh networks where
a sizable fraction of the total traffic travels distances well over the mean topology hop
distance for TRIPS [22], RAW [23] and cache coherent CMP applications [24] was
established in [21].
In NoC designs employing fast bypass paths, sizable fractions of the traffic would
therefore move over several hops, often even the entire network dimension, on these
bypass paths without undergoing synchronization at any of the intervening hops.
There may be considerable amounts of skew between the bits of the same flit or bit-
vector asynchronously bypassed over several hops in such low latency NoC designs.
We refer to the problem of uncertainty in the delay experienced by different signal
transitions of a bit vector on link wires and the consequent separation in their arrival
4times at the receiving node as the problem of ”Intra-flit skew”. Since GALS designs
typically employ source synchronous communication strategies [25, 26, 27, 28] at clock
boundaries, intra-flit skew can lead to timing and functional failures from the violation
of setup and hold constraints, causing a large fraction of the received packets to be
erroneous.
Signal errors that contribute to intra-flit skew can be classified into permanent,
intermittent or temporary depending on their duration. Immutable malfunctions
caused by permanent physical changes like manufacturing defects, aging or electro-
migration lead to permanent errors. Long-duration errors occurring in the same
position, that are not permanent errors, are known as intermittent errors. Transient
or soft errors result in short duration signal integrity loss and reliability degradation.
Soft errors on link wires are caused by crosstalk coupling, external radiation, power
supply fluctuations, process variations and temperature variations, electromagnetic
interference and combinations of these sources. The aforementioned sources can affect
signal integrity by inducing voltage glitches in the system and by causing transition
delay uncertainty. Voltage glitches that exceed the noise margin and last for sufficient
duration can lead to logical errors. Delay uncertainty is the uncertainty in the timing
of a signal transition arrival at a node and leads to reduction in the frequency at
which the system can operate to guarantee error-free operation.
Although it is not be possible to quantify the exact contribution of each of the
above mentioned sources to signal integrity loss due to soft errors, crosstalk noise may
be accredited as the most critical factor affecting reliability of on-chip interconnect
in large NoC/SoC designs. Fault tolerance schemes like hardware, time and infor-
mation redundancy which have been traditionally employed to mitigate permanent
and intermittent error are often inadequate to deal with crosstalk induced soft er-
rors. This work focuses on the impact of crosstalk on intra-flit skew and presents
5novel solutions, with minimal energy and area overhead, to improve signal integrity
on link for NoC designs employing long bypass paths for low latency communication.
The proposed ”TransSync” scheme tries to preemptively minimize intra-flit skew by
intelligently skewing signal transitions at the transmitting node on-the-fly so that
they become aligned at the receiving node as a result of intra-flit skew on links. The
”RecSync” scheme tries to eliminate the accrued intra-flit on link wires at the receiv-
ing node by forcing all the transitions to become aligned before they are relayed to
the receiving buffers. The proposed schemes also provide the designers the liberty of
dynamically implementing varying levels of protection against intra-flit skew induced
errors on links for different priority data. Considerable amount of energy saving can
be achieved at the cost of relatively small loss of system performance by using unequal
error protection (UEP) where relatively lesser energy in expended in protecting less
important portion of data.
The organization of the remainder of this thesis is as follows: Chapter II formu-
lates the problem of intra-flit skew and explores the benefits of employing TransSync
and RecSync schemes on low latency NoC designs. Chapter III presents a formal
analysis of the bit error ratio (BER) performance of TransSync-RecSync and com-
pares their performance to that of a host of crosstalk prevention and error correcting
schemes. Chapter IV introduces the idea of unequal error protection (UEP) on link
against crosstalk induced errors and evaluates the merit of UEP with TransSync and
RecSync on a MPSoC video decoder design using a suite of H.264/AVC test video
streams.
6CHAPTER II
INTRA FLIT SKEW
We look at the problem of intra-flit skewing due to crosstalk on link wires and evaluate
the solutions to this problem in this chapter. The performance of many-core NoCs,
which have abundant processing resources, is limited by the latency of communi-
cation between PEs. Globally asynchronous locally synchronous (GALS) clocking
strategy [13, 14, 15, 16] was proposed as a solution to the problem of ensuring the
synchronization of the entire design with a single clock source which limits the devel-
opment of large many core designs [6]. In a GALS NoC, each node may be running
off a different clock source and therefore data flits need to be synchronized to the
local clock domain of each intervening hop on their journey between the source and
destination nodes. The latency overhead of synchronizations at intervening hops in
inter-tile communication can account for a major portion of the communication la-
tency exacerbating larger NoC designs’ already substantial packet latency issues [29].
Thus communication latency seriously limits the overall network performance when
more and more applications today are communication limited.
Several previous works have tried to reduces communication latency in NoCs
by reducing the global hop count( [30] [31] [32] [33]). A popular approach that
has been explored by recent NoC research tries to minimize communication latency
by incorporating fast paths employing asynchronous bypass between nodes thereby
reducing the per hop latency for traffic traveling on these fast paths. Fig. 2 shows an
instance in a NoC with asynchronous bypass path where a flit bypasses four hops on
its way from source to destination.
A regular k-ary n-cube interconnection network augmented with express channels
that allow non-local messages to bypass nodes thereby resulting in network latency
730 31 32 33
20 21 22 23
10 11 12 13
00 01 02 03
34
24
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Destination
Fig. 2. GALS topology with bypassing of flits on hops between source and destination.
and throughput improvement was proposed by Dally in [17]. Ogras et al. explore
the possibility improving network latency and throughput by maximizing the value
of the critical traffic workload in regular 2-D mesh NoCs via insertion of application-
specific long-range links [18]. Krishna et al. in [19] propose express virtual channels
(EVCs), which allow packets to virtually bypass intermediate routers along their path
in a completely non-speculative fashion, thereby lowering the per-hop delay. Jain et
al. propose an asynchronous bypass channel (ABC) router deign for GALS NoC
that targets both hop count and per-hop latency to reduce network latency [20].
Improved latency and throughput figures in the above mentioned designs rely on flits
being bypassed across intervening hops without suffering any synchronization latency.
A. The Problem of Intra-Flit Skew
Not all the signal transitions of the bit vector being transmitted on the link arrive
at the destination at the same time. As shown in Fig. 3, all the signal transitions
are perfectly aligned when they are transmitted by the source node at time ’tS’
but different bits on the link experience different amounts of skew to arrive at the
8Fig. 3. The problem of intra-flit skew on links.
destination out of synchronization. We refer to this phenomenon as ”intra-flit skew”.
The skewing of data transitions on the bus has to be accounted for in any source
synchronous communication scheme with asynchronous bypass that assumes that
the signals transitions for bits belonging to the same flit are always synchronized.
The problem of intra-flit skew necessitates periodic synchronization of the bit vector
on link thereby limiting the expected improvement in latency and throughput from
asynchronous bypass in GALS NoCs.
Fig. 4 and Fig. 5 plot the variations of intra-flit skew (δ) versus the length of link
for interconnect wires that have been optimized for minimum propagation delay by
insertion of optimal sized repeaters and for different driving repeater sizes respectively.
From Fig. 4 and Fig. 5, it is evident that the value of maximum skew increases with
wire length even with insertion of repeater between optimal length interconnects. The
situation is much worse for NoCs since it is not feasible to insert repeaters between
optimal length bus wires. In NoCs designs employing special clocking schemes and
910
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Fig. 4. Plot of transmission delay and intra-flit skew vs. wire length for interconnects
that have repeaters driving optimal length wire segments.
asynchronous bypass, where the separation between PEs is of the order of millimeters,
the skew accumulating between bit lines for flits traveling several hops may be a
considerable fraction of the cycle time itself. . Driving buffers may be inserted
along the length of wire segments between nodes. As shown in Fig. 6, all the bits
in a flit are transmitted by the source at the same time ts. Different bits suffer
different traversal delay on bus and arrive at the destination at different time. The
flit becomes available at the destination at time td only after the last bit arrives. The
transition skew and transmission delay accruing on wire segments between the PEs
are further aggravated by combination delay incurred by the control and switching
logic (multiplexers, etc) on each of the intervening hops, as shown in Fig. 6, which
may be different for different bits of a flit. To prevent packet errors, flits which are
supposed to be bypassed asynchronously at intervening hops would therefore need
synchronization every time they travel a certain number of hops to eliminate the
accumulated transition skew. Thus in practice, it is not possible to realize the figures
of average network traversal latency expected with asynchronous bypass channels
in NoC. Even with synchronization at regular interval, it might not be possible to
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Fig. 5. Plot of intra-flit skew vs. wire length for with different driving repeater
strengths when repeaters are present every 1mm length of wire segments.
completely eliminate packet errors resulting from skew between bit-lines. Some factors
contributing to intra-flit skew on link wires are: crosstalk coupling between link
wires, design irregularities/constraints in physical routing implementation, timing
variations at switching and multiplexing logic, variations in process parameters, power
supply fluctuation and noise, temperature variations, physical changes like electro-
migration and external radiation. While it may be difficult to quantify the exact
contribution of each factor listed above to intra-flit skew, crosstalk coupling between
adjacent wires can safely be attributed as the most significant contributor. Different
bit transitions on links suffer different crosstalk interaction and therefore experience
variable traversal delay to arrive at the destination at different times. We therefore
intend to focus on crosstalk to deal with the problem of intra-flit skew on link for
NoCs with long asynchronous bypass paths in this work.
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Fig. 6. Wire model for flits that are bypassed asynchronously over intervening hops.
B. Crosstalk Coupling on Link Wires
Crosstalk noise is the result of unavoidable coupling capacitance between adjacent
wires. With technology scaling, wire width and spacing scale at a higher rate than
wire thickness to achieve higher integration. Increased aspect ratios in DSM have
led to increased coupling capacitance between neighboring bit-lines such that cou-
pling capacitances account for more than half of the total wire capacitance itself.
Crosstalk coupling effects can induce significant voltage glitches on a victim line po-
tentially inducing logic errors. Crosstalk-induced delay uncertainty is caused by the
dependence of coupling capacitance on signal switching patterns. Besides engender-
ing degradation in the reliability of on-chip interconnect, crosstalk coupling also leads
to increased link power consumption. A first order coupling capacitance model shown
in Fig. 6 takes into account the switching activity of the line and only its immediate
adjacent neighboring lines has traditionally been used to model the crosstalk between
bit-lines. In this model, the effective capacitance of a switching line varies with the
switching activity of the neighboring wires in accordance with the Miller coupling
factor (MCF). Based on this understanding, interconnects can be broadly classified
into nine distinct states states [34] that differ from each other primarily in terms of
12
Table I. Interconnect states.
Switching Total wire Occurrence
Pattern Capaciatnce Probability
(↑, ↑, ↑), (↓, ↓, ↓) 0CC + Cg 132
(−, ↑, ↑), (−, ↓, ↓),
1CC + Cg
1
8(↑, ↑,−), (↓, ↓,−)
(↑, ↓, ↓), (↓, ↑, ↑), (↑, ↑, ↓),
2CC + Cg
3
16(↓, ↓, ↑), (−, ↑,−), (−, ↓,−)
(↓, ↑,−), (↑, ↓,−),
3CC + Cg
1
8(−, ↑, ↓), (−, ↓, ↑)
(↑, ↓, ↑), (↓, ↑, ↓) 4CC + Cg 132
(−,−,−) −− 116
(↑,−, ↓), (↓,−, ↑) 0CC + 0Cg 18
(−,−, ↑), (−,−, ↓),
1CC + 0Cg
1
4(↑,−,−), (↓,−,−)
(↑,−, ↑), (↓,−, ↓) 2CC + 0Cg 116
the total line capacitance that the signal transition on a wire experiences depending
on the switching activity on the wire and its nearest neighbors. Different cross-talk
interactions between the wires of an on-chip bus are listed in Table I. In this table
↑, ↓ and- stand for 0→1, 1→0 and no transition on a wire respectively. The total
line capacitance seen by a signal transition has two components: Cg which is due to
the capacitance seen by the line with respect to ground and a second component CC
due to crosstalk coupling between with adjacent the wires, the magnitude of which
varies in accordance with MCF. Depending on the switching behavior of a wire and
its neighbors, the effective capacitance of a wire can change from Cg to Cg + 4CC .
The minimum coupling interaction (MCF = 0) is experienced by lines whose neigh-
bors transmit transitions in the same direction with respect to the line transitions
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and the maximum crosstalk coupling (MCF = 4) is suffered by lines whose neighbors
transmit transitions in the opposite direction. Therefore signal transitions which en-
counter 4CC MCF coupling experience largest wire delay while those that encounter
0CC MCF coupling suffer the smallest wire delay.
C. Combating Crosstalk
1. Physical Techniques to Combat Crosstalk
Several techniques have been proposed to minimize or eliminate the impact of capac-
itive coupling on bus lines. [35, 36] present net ordering, wire segment reordering and
buffer insertion techniques for the physical design of interconnect for noise and delay
optimization. Hirose et al. in [37] propose intentional skewing of signal transition
timing on adjacent wires of repeater inserted bus to minimize crosstalk noise. Such
static skewing of signal transition on adjacent wires of a wide link can significantly
increase packet transmission latency. Shielding of the wires and increasing the inter-
wire spacing (DBS) are other options explored for reducing the impact of crosstalk by
Arunachalam et al. in [38]. Active shielding method proposed by Kaul et al. employs
two shielding wires on both sides of the target wire, and keeps the same transition
direction as the target wire for fast propagation [39]. These layout level techniques
incur a significant increase in link area which is unacceptable considering the dearth
and outlay of routing resources in higher metal layers.
2. Crosstalk Avoidance Codes
Victor et al. in [40] present the theory behind crosstalk-prevention codes (CPC) and
the methods for generating these codewords. Pande et al. in [41] propose the use of
crosstalk avoidance codes(CAC) and modification in the structure of the data packets
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to incorporate CAC schemes in the NoC data stream and reduction in the number
of coding-decoding operations to address both crosstalk and energy dissipation in
networks-on-chip (NoC). [42] presents the design of a reliable NoC which maps data
into selected crosstalk avoidance code (SCAC) for message transmission and preserves
state and controlling registers of routers with triple modular redundancy (TMR)
to avoid large crosstalk-induced delay. These encoding schemes, however, require
additional wires and circuitry to implement CODECs, thereby incurring sizable area
overhead and increase routing requirement.
3. Variable Cycle Transmission and Re-transmission
Lin et al. in [43] propose a crosstalk aware interconnect technique for on-chip pro-
cessor buses where data is transmitted at different rates depending on data pattern
classification and signaling is used on the bus to indicate start and end of transmis-
sion. A similar approach put forth by Sankaran et al. [44] detects worst case crosstalk
interaction and postpones transmission of current data by one cycle by resetting the
wires to ensure that the impact of signal transition pattern on coupling capacitance is
always 2Cc or less. These designs employing variable cycle transmission and retrans-
missions may not be feasible for typical NoC architectures. Also, these approaches
aim only at minimizing worst case coupling interactions and not so much at maxi-
mizing the time for which data is stable every cycle.
4. Error Correcting Codes
Error correction schemes like Hamming and Cyclic Redundancy Check (CRC) have
been traditionally employed to deal with soft-errors introduced into the system by the
communication channel between the source and the destination. While the overhead
involved in such traditional schemes is easily amortized in wireless communication
15
architecture, they are too expensive to be adopted into the NoC framework. Error
correction codes are able to detect and correct the error bits based on an information
theoretic model [51]. Unified framework of coding schemes for system on-chip with
crosstalk avoidance codes (CAC) and simple error control codes (ECC) to solve delay,
power, and reliability problems jointly were proposed in [46], [47], [48]. A joint error
correction coding scheme using duplication with parity (DAP) and triplication error
correction (TEC) with Green bus coding for crosstalk avoidances to guard against
crosstalk induced errors is presented in [49] and [50] respectively. Ying et al. in [42]
present the design of a reliable NoC which maps data into selected crosstalk avoidance
code (SCAC) for message transmission while preserving state and controlling registers
of routers with triple modular redundancy (TMR) to avoid large crosstalk-induced
delay. A solution to multiple logic errors and crosstalk-induced delay uncertainty in
on-chip interconnects using the combination of Hamming product codes and type-II
HARQ with skewed transition was presented in [52].
Now that we have reviewed the merits and shortcomings of the existing solutions
to combat crosstalk on adjacent link wires, we present the novel TransSync-RecSync
solution to intra-flit skew in the following sections.
5. TransSync
TransSync calculates the expected link traversal delay for each signal transition at the
transmitting node before they are sent out and accordingly delays them so that their
expected time of arrival at destination is the same as that of a transition suffering
worst case (4Cc MCF) cross-talk interaction on link wires. Thus signal transition
skew between the bit-lines of link are preemptively eliminated on the fly. At the
sending node, the transmission of signal transitions which are likely to suffer the least
cross-talk interaction on link wires (0Cc MCF), are delayed temporally so that they
16
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Fig. 7. Timing diagram showing the operation of TransSync module.
reach the destination at the same time as transitions suffering 4Cc MCF interaction
would. Signal transitions which are likely to suffer 4Cc MCF interaction on wires
are not be delayed at all at the sending node. This scheme of dynamically delaying
signal transitions at a sending node can be implemented with a simple combinational
logic block added to the routers that uses the value of the current bit-vector on link
wires and the value of the bit-vector transmitted in the previous cycle to estimate the
expected wire delay for each signal transition. The TransSync scheme achieves this
by employing a six-input combinational block for the current and previous values on a
bit-line and its immediate neighbors to detect the type of cross-talk interaction (e.g.:
0Cc, 1Cc, 2Cc, 3Cc or 4Cc) for each bit of the bus. The state of each wire of the link
is encoded onto the three outputs (p, q and r) of the TransSync module for the wire.
Fig. 7 depicts the timing diagram of the working of the proposed TransSync design
and Table II lists the output of the TransSync logic block for the different crosstalk
interaction cases. A signal transition transmitted by a node at time ts are actually
transmitted on the link at time t1 by the TransSync module. It is to be noted that
while we study the overhead of the logic to estimate the expected wire delay for every
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Fig. 8. Circuit schematic of TransSync scheme.
signal of the bit-vector on link, this computation can be trivially performed by the
PE at the sending nodes themselves.
Once the expected transmission delay for all the signal transition of the bit-vector
on link has been figured out, their transmissions need to be delayed accordingly at the
sending node. The transmission of a signal at the sending node can be delayed by a
variety of ways. The transmission of different MCF cases can be delayed accordingly
by varying the current available to charge/discharge the wire capacitance by modu-
lating the current in the multi-stage radioed logic for the repeaters driving the link
wires [59]. This is similar to the use of current-starved inverters in voltage-controlled
oscillators. A simpler and more effective method of dynamically introducing the
required delays would be to make all signal transitions charge/discharge shunt capac-
itors whose capacitance values are controlled by the ”p, q, r” outputs of the TransSync
logic before the signals are fed into the repeaters driving the link wires. We use this
method delaying transmission by modulating load capacitances in our work here. The
number and value of the capacitor employed for this purpose determines the accuracy
with which de-skewing can be done. Since CC and Cg associated with individual bit-
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Table II. Output of TransSync Module for different crosstalk interaction cases.
Switching Crosstalk Outputs
pattern case p q r
(↑, ↑, ↑), (↓, ↓, ↓) 0Cc 1 1 1
(−, ↑, ↑), (−, ↓, ↓), (↑, ↑,−), (↓, ↓,−) 1Cc 1 1 0
(−, ↑,−), (−, ↓,−) 2Cc 1 0 0
(↓, ↓, ↑), (↓, ↑, ↑), (↑, ↓, ↓), (↑, ↑, ↓) 2Cc 1 0 0
(−, ↓, ↑), (−, ↑, ↓), (↓, ↑,−), (↑, ↓,−) 3Cc 0 1 0
(↓, ↑, ↓), (↑, ↓, ↑) 4Cc 0 0 0
lines of links between hops change with process parameters and temperature, it may
not possible to obtain a precise estimation of their values during different periods of
operation of the NoC. However, a rough estimation of these capacitances, obtained
during the design stage of the NoC, is sufficient to limit the intra-flit skew to an
acceptable bound. Fig. 8 depicts the schematic of circuit implementing the proposed
TransSync scheme.
The header flit can be used to determine the number of hops a particular packet
is likely to bypass asynchronously on its way to the destination. To implement
the TransSync scheme, every router only needs to incorporate the logic to enable
TransSync during the transmission of only those flits which stand to gain from
TransSync, i.e. only those flits which are likely to travel distances greater than those
for which the skew between bit-lines remains within acceptable bounds.
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6. TransSync 2 Lines
The overhead of TransSync design can be considerably reduced by taking into account
the crosstalk coupling between only on two adjacent wires to predict the expected
transmission delay for signal transition on a wire. This reduces the number of inputs
to TransSync logic from six to four and the number of outputs from three to two.
Table III lists the output of the modified TransSync: ”TransSync-2-lines” scheme for
different crosstalk interaction cases and Fig. 9 depicts the schematic of the modified
TransSync-2-lines design.
Table III. Output of TransSync-2-lines logic.
Switching pattern Crosstalk case Output
(MCF) p q
(↑, ↑), (↓, ↓) 0Cc 1 1
(−, ↑), (−, ↓), (↑,−), (↓,−) 2Cc 1 0
(↑, ↓), (↓, ↑) 2Cc 0 0
With both TransSync and TransSync-2-lines schemes, the header flit can be used
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to determine the number of hops a particular packet is likely to bypass asynchronously
on its way to the destination. To implement the TransSync scheme, every router only
needs to incorporate the logic to enable TransSync during the transmission of only
those flits which stand to gain from TransSync, i.e. only those flits which are likely
to travel distances greater than those for which the skew between bit-lines remains
within acceptable bounds.
7. RecSync
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Fig. 10. Timing diagram for the operation of RecSync scheme.
RecSync module eliminates the intra-flit skew accumulating between link wires
at the receiving node by waiting for the last signal transition to arrive before relay-
ing the flits further. The fastest arriving signal transition on link wires (OCc MCF
case) triggers the RecSync module to enter a ”wait” mode. The wait mode of Rec-
Sync module precludes the destination node from receiving the incoming data. The
RecSync module is allowed to wake up from the wait mode only after the slowest
arriving signal transition suffering 4Cc MCF crosstalk interaction have arrived. Once
the RecSync module is out of the wait state, the receiving node, it is guaranteed that
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all the signal transitions have already reached the destination and the receiving node
is allowed to sample the incoming data.
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Fig. 11. Circuit schematic of RecSync logic.
Fig. 10 explains the operation of RecSync scheme. A flit transmitted at time
ts arrives at the RecSync block at the destination hop at t2 and after the required
processing is sampled by the destination node only at time td when the control signal
to latch the incoming data is issued by the RecSync module. Fig. 11 shows a circuit
implementing the RecSync scheme while Fig 12 depicts the timing diagram for the
operation of RecSync. The signal arriving on every bit-line is passed through a delay
element that delays the incoming signal by a preprogrammed interval of time tD.
The logical EXCLUSIVE OR of the current value on the bit-line and its delayed
value from the delay element is generated. A logical high on the EXCLUSIVE OR
output indicates a transition on the bit-line and the width of the EXCLUSIVE OR
output pulse is proportional to the delay introduced by the delay element. If the
delay tD provided by the delay element on bit-lines (and consequently the width
of pulse at the EXCLUSIVE OR outputs of all bit-line undergoing a transition) is
greater that the temporal separation between signal transitions suffering 0Cc MCF
crosstalk interaction and those suffering 4Cc MCF interaction on link wires, then the
separation between the rising edges for the EXCLUSIVE OR output pulses for the
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Fig. 12. Signal diagram explaining the working of RecSync logic.
two cases will be less than the width of these pulses. As shown in Fig 12, if the signal
transition on wire-p suffers 0Cc coupling while that on wire-q suffers 4Cc crosstalk
coupling and if the delay element is designed such that tD greater than the separation
between the arrival times of the signal on wire-p and wire-q for a given wire length,
then the logical NOR of the corresponding EXCLUSIVE OR outputs is low until all
signal transitions have arrived. If during every cycle, the destination node is allowed
to sample the link wires for incoming data only when the NOR output is high, intra-
flit skew induced errors can be avoided. This NOR signal can in fact be used as the
clock to latch the incoming data.
Unlike TransSync, the RecSync scheme is also capable of handling transition
skews on links resulting from sources other than just crosstalk coupling such as the
wire length difference between bit-lines due to routing and other constraints. RecSync
scheme needs be availed only when the number of hops that a flit has bypassed latching
into FIFO queues is more than that for which the intra-flit skew on link wires is within
acceptable bound. Like TransSync, the number of hops that the arriving data has
been bypassed over can be inferred from the header flit.
The delay of the delay element in Fig. 11 can be programmed depending on
the tolerance required and the number of hops over which flits are desired to be
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bypassed asynchronously without requiring synchronization. Greater the delay of the
delay element, greater the skew between 0Cc and 4Cc interaction cases which can be
eliminated by the RecSync module and hence greater is the number of hops over which
the flits can be bypassed asynchronously. Increasing the delay of the delay element
however increases the de-skewing latency of the RecSync module. To minimize the
delay due to the wide NOR gate in RecSync design, a multi-stage logic implementing
NOR function can instead be used. Also, for very wide links, RecSync scheme can
be applied to overlapping subsets of wires to ensure that the delay of the wide NOR
gate in the design does not become prohibitive.
D. Results and Discussion
1. Simulation Environment
To obtain the timing information about signal transition skew using the first or-
der wire model, transient analysis was carried out using Spectre in Cadence. The
interconnect parameters for 65nm technology from Berkeley Predictive technology
Model [45] used in the simulations are listed in Table IV. While the interconnect
parameters (R, CC and Cg) used in the simulations are for PTM 65nm process, PTM
45nm bulk CMOS model [45] were used to construct static CMOS gates. All the
gates used in the simulations have the minimum feature size as their transistor chan-
nel lengths while the width of the pull-up and pull-down transistors in the static gates
were designed for equal rise and fall propagation delay. A power supply of 1.1V was
used and simulations were performed for intermediate and global wires. A positive
edge triggered system with clock period (Tclk) of 1ns was simulated. The repeaters
used for driving the link wires were taken to be six times the minimum sized inverter
in this technology. Transmission delay for a signal transition was measured as the
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separation between 50% of the final value between the sending and receiving nodes.
The transmission latency for a flit that is asynchronously bypassed over intervening
hops is the sum of wire latency, combinational delay of the controlling and switching
logic at the intervening nodes and the extra/synchronization latency.
The upper bound on intra-flit skew ’δ’ was obtained using the following formula:
δ ≤ Tclk − (Tsetup + Thold + TUncertainty) (2.1)
Tsetup and Thold in Eqn. (2.1) are the setup and hold times respectively of the syn-
chronous elements in the design while TUncertainty accounts for the uncertainty in the
arrival times resulting from variations in process parameters, on-chip variation in tem-
perature and supply voltage, constraints in physical routing implementation amongst
other factors. Although it is difficult to precisely quantify the Tuncertainty component
in Eqn. (2.1), it is known that this component is proportional to the length of wire
’Lmax’ and consequently the wire delay. For the purpose of simulations, this com-
ponent was assumed to be 10% of the clock period. We refer to the wire length for
which the intra-flit skew is equal to the bounding value in Eqn. (2.1) as Lmax. This
is the maximum distance a flit can travel on the fast bypass paths without requiring
to be synchronized. If a flit needs to travel a hop distance smaller than Lmax, inter
bit-line transition skew is within the tolerable limit and no synchronization is needed;
whereas for distances of travel greater than Lmax TransSync-RecSync schemes have
to employed to ensure error-free operation. Link wires in baseline design as men-
tioned earlier are driven by 6X sized driving repeaters that are present every 1mm
length of wire segment. We evaluate the performance of the proposed schemes and
compare them with those of DBS [38], CPC [40], SHD and ”Buffer” schemes. CPC is
a crosstalk prevention coding scheme that encode three bits of information onto five
adjacent wires to eliminate 4Cc crosstalk coupling on link wires. In DBS scheme, the
25
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Fig. 13. Comparison of Lmax and transmission delay for the different schemes studied.
inter-wire separation is doubled to reduce the coupling capacitance between adjacent
wires. In SHD scheme, every bit-line is shielded by two GND lines on either side
while in Buffer scheme, the size of the repeaters driving the links are doubled to 12X.
While each of the schemes that we compare our designs against are radically different
in their own right, they are also orthogonal to the proposed solutions since TransSync
and RecSync can be used to reduce crosstalk noise in conjunction with any of these
schemes.
2. Performance Analysis
For the baseline design, Lmax was found to be 2.23mm and the corresponding value of
δ was found to be 856.41ps. Fig. 13 compares values of Lmax and the average trans-
mission delay on 2mm long wires for the different schemes evaluated. The results
presented in Fig. 13 have been normalized to the results obtained for the baseline
design. Average delays for the different schemes reported in Fig. 13 have been ob-
tained as the sum of the signal transmission delays for the different interconnect states
weighted by their occurrence probabilities shown in Table I. As seen in Fig. 13, the
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Fig. 14. Comparison of area and energy overhead of the different schemes studied.
largest Lmax is to be achieved with TransSync scheme. The Lmax of SHD and DBS
greater than those achievable with CPC and SHD and DBS schemes also speed-up
the transmission of signal transitions on wires because of the reduced coupling be-
tween adjacent wires. Also, it may be observed from Fig. 13 that while the Lmax
of TransSync-2-lines is lesser than that of TransSync, it is still comparable to that
of CPC. The delay element of the RecSync scheme is programmed to eliminate the
intra-flit skew accruing over the travel of data on 2mm long link wires. The average
transmission latency is also reduced if the size and hence the drive strength of the
driving repeaters is doubled (Buffer). However, the Buffer scheme provides very little
improvement in Lmax over the baseline design.
3. Overhead Analysis
Fig. 14 shows the energy consumption and area of 2mm long links for the schemes
studies normalized to those of the baseline design. CPC and DBS lead to a reduc-
tion of 13% and 17% respectively in the overall energy consumption on links when
compared to the baseline design. The increased Lmax with TransSync and RecSync
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schemes come at the cost of increased energy consumption. TransSync-2-lines scheme
leads to a 4% reduction in the overall link energy consumption. TransSync and Rec-
Sync schemes have a small area overhead which is only greater than that of Buffer
scheme.
4. System Level Results
We have worked with the assumption that the nodes on the chip are placed 1mm
apart. Table V lists the summary of the simulation results. ABC in Table V stands for
a heneric NoC architecture like [17, 18, 19, 20]) that incorporates asynchronous bypass
to reduce communication latency. Flits that are bypassed over more than two hops in
such designs therefore require synchronization every two hops, each synchronization
costing 2.5 cycles [20], to eliminate the accrued intra-flit skew. TransSync allows this
hop count to increase to 4 and incurs an extra latency of 0.37 cycles for every 4 hops
of travel. If RecSync is employed every two hops, then the synchronization latency
is reduced to 0.77 cycles. Table V summarizes the number of hops a flit can travel
without synchronization and the extra latency incurred by the different schemes. The
synchronization latency of RecSync is relatively high because of the wide NOR gate
included in the design. This latency however, is still smaller than that incurred by
synchronization using conventional bi-FIFIO schemes every two hops.
Fig. 15 represents the information listed in Table V as the plot of latency vs.
the number of hops traveled by a flit under no load and no congestion network traffic
on a 7X7 mesh NoC using the assumptions in [20]. The maximum number of hops
that a flit can travel on the 7X7 mesh ix 12 and from [20] the sum of wire traversal
latency and the delay of switching and forwarding logic is taken to be 0.75 cycle
per hop of travel. The study has been carried out under no load and no congestion
traffic conditions since the asynchronous bypass paths are more likely to help in
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Fig. 15. Plot of transmission latency vs. number of hops traveled by flits for different
schemes.
bringing down the down communication latencies under these conditions. In presence
of congestion in the network or under high injection rates, the high-speed bypass
paths would fail to serve their purpose since most of the data would have to be
queued into to the FIFO buffers at intermediate nodes between source and destination
nodes, while they wait for allocation of resources and are forwarded downstream.
The communication latency on a conventional GALS NoC is very high since flits
have to be synchronized to a new clock domain every hop. The asynchronous bypass
paths in ABC designs promise to improve performance by eliminating the need for
unnecessary synchronizations. The average network latency for an Ideal ABC design
on 7X7 mesh was found to be 12.10 cycles. It is evident from Fig. 15 that the
actual average communication latency in ABC is 22.20 cycles which is far from the
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expected value due to the problem of inter-bit-line skewing. CPC, DBS, SHD and
Buffer schemes have similar performance with the average communication latencies
in these schemes are in the vicinity of 17 clock cycles. The average communication
latencies for TransSync and TransSync-2-lines schemes are 16.27 cycles and 17.74
cycles respectively. Although the performance of TransSync-2-lines is slightly worse
than that of the original TransSync design, the overheads associated with it are much
smaller. It may also be observed that the RecSync scheme is very effective as it
helps in bringing down the average communication latency 13.79 cycles which is very
close to that expected of an ideal ABC design. It may also be noted that there is no
sizable improvement in latency when RecSync is coupled with either TransSync or
TransSync-2-lines schemes.
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CHAPTER III
INTERCONNECT BER IN THE PRESENCE OF CROSSTALK AND
VARIATIONS
Crosstalk noise is the most critical factor affecting communication reliability in on-
chip interconnect in NoC/MPSoC designs. In Chapter II, we explored how intra-flit
skew limits transmission of signal transitions on long parallel wires on chip. Maximum
intra-flit skew which is the separation between transitions suffering 0Cc and 4Cc MCF
interaction was used as a metric to study signal integrity on wires and the impact
of crosstalk on packet errors. In this chapter, we present a formal methodology
to estimate bit-error rate (BER) on interconnect wires in presence of crosstalk and
variatios. Since variability greatly impacts the extent of crosstalk coupling between
parallel wires, it is imperative to review the source of variability and their effect on
the integrity of signal transitions in long wires.
A. Sources of Variation
The performance of integrated circuits varies with any deviation in the circuits struc-
tural or electrical parameters from the desired values. Environmental factors that
arise during the operation of a circuit and affect its performance are variations in
power supply, switching activity and temperature. Physical factors brought about
by limitations in processing and masking during manufacture result in randomly
distributed spatial variations in device and interconnect structures. Variations in
structural parameters affect both performance and yield in integrated circuits. These
variations have both inter-die and intra-die components ( [60], [61]). Inter-die vari-
ations are the difference in parameter values across similar dies on the same wafer
while intra-die variations are randomly distributed spatial variations in parameters
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on the same die. The contribution of each component along with a model of each
variation is presented by in [62] and [63]. A brief review of the sources of variation
and their impact on interconnect reliability is given in the proceeding section.
1. Device Variations
Some important sources of variation relating to the geometric structure and internal
material parameters of MOSFETs, resistors and capacitors in the circuit are:
a. Film Thickness
Oxide film thickness (tox) is very critical to a MOSFETs operation and any variations
in the oxide thickness can lead variations in VT which can in turn lead to large
deviations from the MOSFETs nominal transfer characteristics. Oxide thickness,
however, is a relatively well controlled parameter in most processes. In addition to
geometric sources, the presence of any mobile charges in the gate oxide can introduce
bias dependent variation in VT which can be about 10% of the nominal device VT for
the technology [64].
b. Lateral Device Dimensions
Some factors which give rise to variations in length and width of devices are: photo-
lithography proximity effects due systematic pattern dependencies; photo system
variations due to mask errors; lens irregularities and plasma etch variations. The
resulting variations may be spatially correlated. MOSFETs are particularly sensitive
to effective channel length since this parameter directly impacts its output current
characteristics [65].
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Fig. 16. Interconnect structure.
c. Doping
Junction depth and doping profiles may vary with implant dose, energy or angle
variations. This has a direct bearing on the effective channel length and therefore
the threshold voltage of the devices. Random placement and dopant concentration
fluctuations due to discrete location of dopant atoms in the channel and source/drain
regions can also lead to variation of VT across devices on the chip. Variations in
VT lead to variations in leakage currents and noise margins. Techniques like halo
implant [66] and retrograde channel doping [67] employed in n deep sub-micron tech-
nologies further increase the impact of implant and diffusion variation. Variations in
thermal anneal and gate doping can cause variation in effective gate oxide thickness
which in turn can result in loss of matching.
2. Interconnect Variations
Like devices, deviations in material properties as well as vertical and lateral dimen-
sions of interconnect structures give rise to variation in interconnect behavior. Some
important source of interconnect variations are:
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Fig. 17. Three segment wire model for crosstalk coupling.
a. Line Width (W) and Space (S)
Photolithography and etch dependencies give rise to deviations in width and spacing
of patterned lines. Fig. 16 depicts the interconnect structure for local and intermediate
wires. Deviations in line width and spacing lead to variations in line resistance (R in
Fig. 17), capacitance with respect to the layer above or below (Cg in Fig. 17) as well as
the line to line coupling capacitance (Cc in Fig. 17). Since poly and connecting wires
features often have non-rectangular shapes [68], patterning variations affect electrical
properties such as timing and noise even after OPC [69].
b. Metal Thickness (T)
Although the thickness of sputtered or deposited metal films in conventional metal
interconnects is well controlled, it can vary between and across wafers. On the other
hand, variations in dishing and erosion can have significant impact on the final thick-
ness of sputtered lines in Copper polishing process [71].
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c. ILD Thickness (H)
Difference in effective density of raised components in different regions of the chip
in CMP/MPSoC can give rise to strong variations in the density of deposited and
polished oxide films across the die [72]. This variation in inter-layer dielectric thickness
can lead to variations in the behavior of interconnect wires across the die.
The expression for line resistance and capacitance per unit length as a function
of wire width (W), wire spacing (S), metal thickness (T) and ILD thickness (H) for
multi-level interconnect structures in given in [70].
d. Contact Via Size and Resistance
The resistance of ohmic contacts and vias is very sensitive to the etching and cleaning
process and can vary between wafers. Silicide formation and grain structure of poly
and metal lines depend greatly on the deposition and anneal process. Any variations
in these processes can also lead to large deviations in contact and line resistance.
e. Metal Resistivity
The resistivity and dielectric constant of metal lines can vary between wafers. Pat-
tern dependent and directional effect may become especially important. However
resistivity of metal lines are generally well controlled.
3. Environmental Variations
a. Supply Voltage
Supply voltage variation (IR drop, electro-migration) Variations in supply voltage
across the die are due ohmic voltage drop [73], electro-migration [74] and Ldi/dt
voltage drop (ground bounce and Vdd sag) [75]. While ohmic drop results in a
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static and often deterministic variation in the supply voltage across the chip, factors
like ground bounce and Vdd sag vary dynamically with switching activity and are
more difficult to predict. Electro-migration can lead to variations in power supply to
different parts of the chip with time as the circuit is operated. Electrical properties
of a circuit like delay and noise margin are very strongly dependent on the supply
voltage.
b. Temperature
Temperature fluctuations across the die present a major performance and packaging
challenge. Power density can vary across a microprocessor die depending on the
functionality of the logic blocks on different parts of the chip [62]. The mobility
of charge carriers in Silicon substrate and the resistivity of metal lines vary with
temperature. Therefore the performance of both device and interconnect depend on
temperature, with higher temperature causing performance degradation. Variations
in temperature between two communicating block placed on different parts of the
chip may cause performance mismatch and functional failures. Higher power density
results in the formation on hot-spots on chip which also exert more demand on the
power distribution grid resulting in resistive and inductive voltage drops. This in turn
leads to time dependent, dynamic, supply voltage variations. Temperature variations
across die lead to variations in sub-threshold leakage across the die, and dynamic
variations in power delivery demand across the power distribution grid.
B. BER Analysis
Bit error rate refers to the probability that a bit transmitted on interconnect wire will
be received incorrectly. The total capacitance of a wire changes with the switching
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Table VI. Interconnect states.
State Switching MCF Occurrence Failure
pattern (Cc) probability (oi) mechanism
A1 (↑, ↑, ↑), (↓, ↓, ↓) 0 1/32 Timing
A2 (−, ↑, ↑), (−, ↓, ↓), (↑, ↑,−), (↓, ↓,−) 1 1/8 Timing
A3 (↑, ↓, ↓), (↓, ↑, ↑), (↑, ↑, ↓), (↓, ↓, ↑) 2 1/16 Timing
A4 (−, ↑,−), (−, ↓,−) 2 1/8 Timing
A5 (↓, ↑,−), (↑, ↓,−), (−, ↑, ↓), (−, ↓, ↑) 3 1/8 Timing
A6 (↑, ↓, ↑), (↓, ↑, ↓) 4 1/32 Timing
A7 (−,−,−) 0 1/16 - -
A8 (↑,−, ↓), (↓,−, ↑) 0 1/8 Functional
A9 (−,−, ↑), (−,−, ↓), (↑,−,−), (↓,−,−) 1 1/4 Functional
A10 (↑,−, ↑), (↓,−, ↓) 2 1/16 Functional
activity on wire and its neighboring wires. Depending on the type of switching taking
place on a wire and its immediate adjacent neighbors, the interconnect wire can be
uniquely mapped to any of the ten distinct state [58] listed in Table VI. Fig. 18 shows
the energy and delay associated with the different states on 2mm long interconnect
wires.
A simplified independent bit-error model for noise effects on a wire assumes a
Gaussian distribution noise voltage. The probability of a single wire being erroneous
during a transition in this model is expressed by a Gaussian pulse function [51]. This
Gaussian error model was extended by [52] to include spatial burst errors on wires
in DSM technologies where multiple adjacent wires are erroneous due to same noise
source. This information theoretic error model underestimates the errors caused due
to crosstalk coupling between wires. Halak et al. in [77] presented a methodology to
evaluate the reliability of interconnect by studying the impact of parametric variability
on crosstalk induced wire delay and static noise in interconnect. We will use the
approach put forth in [77] to evaluate the performance of the proposed RecSync-
TransSync techniques.
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Fig. 18. Energy and delay for different states for 2mm long interconnect wires.
1. Crosstalk Failure Mechanism
Error resulting from crosstalk interactions between adjacent wires on long NoC links,
especially with asynchronous bypass paths, can be classified into two categories: tim-
ing (delay) errors (A1 − A6) and functional (glitch) errors (A7 − A10).
a. Timing Failure
Timing failures (A1 − A6) result from the uncertainty in the arrival time of a signal
transition on link wires Statistical timing analysis [76] will be used to estimate the
contribution of timing errors to BER using an approach similar to that used in [77].
However, since we are performing the analysis for globally asynchronous locally syn-
chronous (GALS) NoCs with long asynchronous bypass channels, the approach in [77]
is modified slightly. Such NoC designs typically employs source synchronous commu-
nication, where sending node transmits the bit information along with the source
clock information on interconnect wires. The receiving node uses this source clock
information from the bus to synchronize the incoming data to its clock domain. Let
the skew accumulated at the receiving node between a data transition and the fastest
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arriving signal transition (0Cc MCF) on link wires be δ. The incoming data transition
is latched correctly in a flip-flop at the receiving node only if δ satisfies the following
condition
0 ≤ δ < Twindow (3.1)
where Twindow = TClk − Tseq (3.2)
TClk is the clock period and the sequencing overhead (Tseq) is comprised of setup and
hold time for the synchronous elements in the design. δ for each of the delay error
states (A1−A6) has a normal distribution with unique µδ and σδ values respectively.
Also, Twindow is normally distributed about a mean µTwindow and standard deviation
σTwindow . If the probability distribution function (PDF) of δi is gi and the cumulative
distribution function (CDF) of Twindow is f, then the probability of error for delay
state ’i’ is given by:
pi =
∫ ∞
−∞
gi(x)f(x) dx (3.3)
b. Functional Failure
Functional failures (A7 − A10) arise when the amplitude of glitch induced on a quiet
wire by switching activity on neighboring wires exceeds the switching threshold. If
the threshold voltage is VTh and the amplitude of crosstalk induced glitch AGlitch,
then functional failures result if the following condition does not hold:
|AGlitch| < |VTh| (3.4)
The error probability for the glitch (pi) states can also be calculated using Eqn 3.3
where for glitch states, gi and f are the PDF of AGlitch and the CDF of VTh respec-
tively.
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2. Average BER
The average bit error rate can now be calculated using the error probability (pi) and
occurrence probability (oi in Table VI) for interconnect states as:
BER =
10∑
i=1
pi . oi (3.5)
Obtaining BER estimates for crosstalk induced errors necessitates the estimation
of nominal delay and glitch amplitude values for the different interconnect states.
Analytical formulas of SPICE iterations at nominal or mean values of the parameters
listed in Section B. The DoE method [78] which allows development of response
surface models (RSM) for outputs as second order functions of variability parameters,
is used to obtain the variance of σδ and σAGlitch . DoE helps in devising the sequence
of experimental iterations to be performed to determine the relative effect of each
parameter variations on output. Central composite design (CCD) which requires
(2K + 2K + 1) runs for ’k’ inputs is obtain the design point for the experimental runs
as in [77]. A second order regression model can then be built for the dependence of
output (y) on different input parameters (xi).
y = β0 +
k∑
i=1
βixi +
k∑
i=1
βiix
2
i +
∑
ii<j
∑
j
βijxixj +  (3.6)
The sensitivity of output to each input parameter (Si) is obtained as the absolute
value of partial derivative of Eqn 3.6 with respect to the input parameter normalized
to the mean value of output. The variance of output is then calculated using Eqn 3.7.
σ2 =
k∑
i=1
S2i σ
2
i (3.7)
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Table VII. Nominal values and variations for circuit parameters.
Parameter Nominal Value Variation
HeightILD(h) 0.2µm 20%
kILD 2.2 20%
Wire resistivity (ρ) 2.2E-08Ωm 20%
Wire width (w) 0.14µm 20%
Wire space (s) 0.14µm 20%
Wire thickness (t) 0.35µm 20%
Transistor length (Leff ) 45nm 10%
Power supply (VDD) 1.1V 10%
Temperature (T ) 27oC 12oC - 42oC
C. Results and Discussion
1. Simulation Environment
Simulations were performed in Cadence Analog Environment using Spectre to obtain
δ and AGlitch for the different interconnect states. 45nm Bulk CMOS card for devices
and 65nm interconnect parameters from Berkeley PTM [45] were used in the simu-
lations. BER values were obtained for different protection schemes on NoC links as
repeater inserted intermediate wires. The driving repeaters on links are 4X times the
unit inverter size in this technology and are inserted after 1mm of wire length. The
distributed element nature of wires was modeled using 3-segment pi model for wires
with first order model for crosstalk coupling as shown in Fig 17. A power supply
of 1.1V and mesochronous GALS clocking schemes with 1GHz clock frequency was
assumed for the design. To obtain the variance of δ and AGlitch, CCD analysis was
performed with parameter values listed in Table VII. To reduce the number of input
parameters for the CCD analysis, all the interconnect parameters were mapped to a
single variable ’x1’ in Table VIII using expressions for D2M delay and static noise
peak amplitude from [79]. The variance of D2M delay and static noise peak ampli-
43
Table VIII. CCD analysis points.
Observation # x1 Leff : x2 VDD: x3 T: x4
1 -1 -1 -1 -1
2 -1 -1 -1 1
3 -1 -1 1 -1
4 -1 -1 1 1
5 -1 1 -1 -1
6 -1 1 -1 1
7 -1 1 1 -1
8 -1 1 1 1
9 1 -1 -1 -1
10 1 -1 -1 1
11 1 -1 1 -1
12 1 -1 1 1
13 1 1 -1 -1
14 1 1 -1 1
15 1 1 1 -1
16 1 1 1 1
17 -1 0 0 0
18 1 0 0 0
19 0 -1 0 0
20 0 1 0 0
21 0 0 -1 0
22 0 0 1 0
23 0 0 0 -1
24 0 0 0 1
25 0 0 0 0
tude were found to be 9.628% and 6.315%. CCD analysis was then performed with
only four input parameters at the design points listed in Table VIII to obtain σδ and
σAGlitch . In Table VIII, the points 0, +1 and -1 stand for the nominal value, (nominal
value+σ) and (nominal value-σ) respectively for parameters.
2. Schemes Studied
We compare the performance and overhead of TransSync and RecSync to that of
several crosstalk avoidance and error correcting schemes. The baseline design is only
44
comprised on links with driving repeaters of size 4X times the size of the smallest
inverter with equal rise and fall times in technology used. The repeaters are inserted
after every 1mm of wire length. All the schemes analyzed apply some sort of protec-
tion over the baseline design. In DBS [38], the spacing between interconnect wires is
doubles, that is the pitch increased to 1.5X to minimize crosstalk coupling between
adjacent wires. CPC [40] is crosstalk prevention coding scheme that encodes three
bits onto five bits while ‘Green’ [49] is a similar coding technique that maps three bits
onto four bits. XOR scheme interleaves adjacent bit-lines with the logical exclusive
or of signals on the bit-lies eliminating 4Cc interaction between wire triplets. SHD
provides passive shielding by alternating each bit of useful information in link wires
with a ground line. DAP [49] requires duplication of each bit on bus along with a par-
ity bit while TEC [50], the same information is transmitted on three adjacent wires
such that the data on the middle wire experience minimum crosstalk interaction. The
impact of increasing the size of driving repeaters on crosstalk induced errors on link
wires is explored in Buffer scheme. In Buffer the size of the driving repeaters is 8X,
which is twice the size of the driving repeaters in the baseline design.
’TransSync’ scheme was presented in Chapter II for mitigating crosstalk induced
signal transition skew. The power and area overhead of ’TransSync’ design can be
reduced by taking into account crosstalk coupling due to signal transitions only on
two adjacent wires instead of considering the switching on a wire and its immediate
adjacent neighbors as proposed. TransSync 2 lines is a modified ’TransSync’ scheme
that reduces the number of inputs to from six to four by considering crosstalk interac-
tion between only two adjacent wires to minimize transition skew on link wires. For
’RecSync’, the delay element was programmed to have a delay equivalent to maxi-
mum signal transition skew for the given link length plus a tolerance of 15%. CDF of
the delay provided by the delay element in ’RecSync’ design is used instead of CDF
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peater inserted links.
of Twindow in Eqn 3.3 to estimate the BER.
3. Results
Fig 19 shows the sensitivity of delay and glitch amplitude to individual parameters
on repeater inserted links. Both delay and glitch amplitude due to crosstalk noise
on repeater inserted links was found to be most sensitive to power supply variations
with sensitivities of 28.59% and 32.94% respectively. The contribution of intercon-
nect parameters to delay and glitch amplitude was found to be 23.94% and 19.44%
respectively, while varying the operating temperature between 12oC − 42oC had the
least impact with contributions of 0.035% and 0.014% respectively.
σδ and σAGlitch were found to be 4.36% and 4.72% of the nominal values respec-
tively. Jitter or variations in clock period depend on the type of clock distribution
network and result from the same sources that result in variations in signal transition
delay and glitch amplitude on links. Since the correlation between the sources of
variability and clock jitter is not as straightforward as that for delay or glitch ampli-
tude, we have assumed a normal distribution for clock period with µ=1ns and a 3σ
variance of 10%.
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ent delay states for 1mm long interconnect wires.
Fig. 20 shows the probability distribution function (PDF) of Twindow and delay
of the timing error states A1−A6 VI for 1mm long links. Similar plots were obtained
for VTh and AGlitch of functional error states A8−A10 and average BER values were
obtained for link lengths of 0.5mm, 1mm, 2mmand3mm. The contribution of timing
errors to average BER for different link lengths is shown in Fig. 21.
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Fig. 21. Contribution of timing errors to BER vs. link length.
It may be seen from Fig. 21 that for links longer than 1mm, timing errors con-
stitute a majority of the total crosstalk induced error on wires. This vindicates the
significance of TranSync and RecSync schemes which aim to reduce BER in long
asynchronous bypass paths by reducing timing errors.
Fig. 22, Fig. 23 and Fig. 24 present the average BER, power overhead and area
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Fig. 22. BER vs. link length for different design.
overhead vs. link length for the schemes explained in Section D.2. The advantage
of ’TranSync’ and ’RecSync’ schemes can be seen in links longer than 2mm. While
’DBS ’, ’CPC ’ and ’Green’ actually consume lesser power than the baseline design,
the average BER in these schemes is still very high. It may also be noticed that the
BER improves only slightly on doubling the size of driving repeaters.
For 2mm long links, BER with ’TransSync’ and ’TransSync 2 lines ’ schemes is
similar to that of ’TEC ’ scheme but with a much smaller power and area overhead.
The power and area overhead of ’RecSync’ design is smaller than that of ’TransSync’
at the cost slightly increase BER. It may also be noticed that ’TransSync 2 lines ’
offers almost the same BER performance as that of ’TransSync’ with a much smaller
power and area cost. For packets that are bypassed asynchronously over distances
of 3mm or longer, only ’RecSync’ scheme may be able to deliver an acceptable BER
performance. The area and power overhead of ’RecSync’ scheme are quite similar to
Buffer.
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Fig. 24. Area overhead for different schemes.
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CHAPTER IV
UNEQUAL ERROR PROTECTION (UEP) ON LINK
The previous chapters expound how TransSync and RecSync schemes can help in re-
ducing crosstalk induced errors on long link wires and also explore the promise shown
these schemes in enabling true low latency communication in large NoC designs.
In this chapter we, present the concept of unequal error protection (UEP) against
crosstalk induced errors on links. For any application running on NoC/MPSoC set-
ting, data transmitted on links between nodes can be classified into different priority
categories. Very few errors tolerated in high priority parts while relatively lesser effort
may be spent in protecting low priority parts against crosstalk induced errors on link
wires.
The design of TransSync and RecSync schemes allows them to be switched on
and off dynamically as and when required. UEP on link tries to exploit this fact
by employing TransSync and RecSync to provide the high priority data parts with
higher levels of protection against crosstalk induced errors using; while switching-off
the protection schemes for the low priority parts of the data since errors in these
data parts have a relatively small bearing on the overall quality of the application.
We show that overall energy consumption can be substantially reduced at the cost of
slight degradation in performance.
It may not always be possible to place all the nodes that communicate frequently
very close to each other in a many/multi-core system. Client-server applications where
several nodes might be running the front-end of the applications while back-end on
several separate nodes are an example. The concept of UEP on link against crosstalk
induced errors using TransSync and RecSync techniques can be used for reducing the
energy consumption all such applications running on a SoC where different parts of
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the application run on separate nodes that are placed several millimeters apart on
die and these nodes need to communicate with each other. We evaluate the merits of
UEP on links for a video decoder on NoC with a suite of H.264/VC test data streams.
We choose H.264/AVC as the case study because of the inherent nature of the codec
that allows data partitioning and prioritization making it a very suitable candidate
for UEP.
A. UEP for H.264/AVC Video Streams on NoC Links
H.264/MPEG-4 Advanced Video Coding (AVC) [53] is a commonly used standard for
video compression employed for recording and distribution of high definition video.
The block-oriented, motion-compensation-based H.264/MPEG-4 AVC is commonly
used as the codec standard for blu-ray discs, streaming of video content over the
internet, digital video broadcasting and real-time video-conferencing.
In equal error protection (EEP) schemes, all received frames are treated equally.
Unequal error protection (UEP) has been used to improve energy efficiency and error
robustness in mobile multimedia devices and services. UEP schemes employ data
partitioning (DP) to prioritize a normal slice in up to three parts (data partition A, B,
and C). The use of unequal error protection (UEP) with the MPEG-4 error resilience
tools for video streams sent over high error rate wireless channels was presented
in [54]. Stockhammer et. al in [55] showed that by using data partitioning using in
H.264/AVC, the percentage of entirely lost frames, can be lowered and the probability
of poor quality decoded video can be reduced when compared non-scalable video
coding.
We propose the extension of UEP with data partitioning to deal with crosstalk
induced errors in video streams on NoC links. More resources are expended in de-
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Type NAL Unit Payload
2 Partition A(MB headers, MVs, etc)
3 Partition B(Intra residual)
4 Partition C(Interesidual)
5 IDR picture
6 SEI
7 SPS
8 PPS
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Priority B
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Fig. 25. H.264 data partition and prioritization.
coding higher priority data so as to lower bit errors in high priority data while fewer
resources are utilized in decoding lower priority data. By providing different levels of
protection to different parts of the video data, which have unequal degrees of impor-
tance, UEP helps in reducing the energy consumption in decoding process without
a significant loss in reconstructed video quality. In order to achieve the UEP, lay-
ered video coding schemes, which encode the video streams into two or more layers
with different priorities, are supported by most video compression standards, such as
MPEG-2, MPEG-4 and H.264.
Fig. 25 shows NAL unit structure which consists of partitioned H.264 video data
(partition A, partition B, partition C, and parameter sets) for a UEP scheme. Frames
belonging to partition A during transmission on NoC links necessitate the use of power
expensive crosstalk error reduction schemes which are capable of completely removing
such errors. On the other hand, either less exorbitant schemes can be employed for
crosstalk avoidance and error correction or the protection schemes can be switched-off
during the transmission of partition B and C data. This can result in considerable
power saving without significantly affecting the reconstructed video quality. Most
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protection schemes for error avoidance and error correction can be turned on and off
on the fly as and when required. A learning phase can be incorporated into the design
during which video streams are first transmitted with the highest possible protection.
The quality of the decoded video is then compared to the requirements dictated by
the application. If the application can endure degradation in video quality compared
to what is offered by the current protection level, the next least power expensive
method is tried. Varying degrees of protection are employed for different priority
data streams in each level. The search returns the minimum levels of protection
required for each partition priority so that the quality of the decoded video meets the
required standards at the least power expense.
B. Results and Discussion
1. Performance Metric
Peak Signal to Noise Ratio (PSNR) is a measure of distortion in still images due to
effects such as lossy compression. We use average PSNR as a metric to evaluate the
quality of the reconstructed video stream due to crosstalk induced errors. PSNR of
a reconstructed image can be calculated using Eqn. 4.1 and Eqn. 4.2.
PSNR = 10 log10
2n − 1
MSE
(4.1)
MSE =
1
M ×N
∑
x,y
[p(x, y)− p′(x, y)]2 (4.2)
where MSE is mean square error computed based on the pixel values of original image
(p(x, y)) and reconstructed image (p′(x, y)). n in 4.1 is the number of bits describing
the color of each pixel, and M and N in 4.2 represent the width and height of the
image respectively.
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Bits flipped randomly in accor-
dance with BER of protection 
scheme used on link wires 
Fig. 26. Simulation setup for evaluating the quality of reconstructed frames with dif-
ferent protection schemes on links.
2. Simulation Environment
We first evaluate the PRNR of the reconstructed video streams with equal error
protection (EEP) when the different crosstalk avoidance and error correction schemes
described in Chapter III are employed to guard against crosstalk induced errors on
link for all data partitions. A suite of test video streams are encoded and partitioned
through an H.264 video encoding software [56]. The encoded frames are then impaired
by randomly flipping bits in accordance with the BER of protection scheme employed
on the link wires before they are sent to the sender/receiver circuit.. The BER due to
crosstalk induced errors on link wires with different protection schemes can be found
in the Chapter III. The received frames are sent to an H.264 software decoder [56]
and the decoder reconstructs video frames to measure the average PSNRs. Damaged
macro-blocks are concealed using motion copy [57] during the frame reconstruction
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Fig. 27. PSNR results for Akiyo test streams with different protection schemes on
2mm and 3mm long links.
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Fig. 28. PSNR results for Foreman test streams with different protection schemes on
2mm and 3mm long links.
process. Fig. 26 depicts the schematic of the setup used for evaluating the quality of
reconstructed video streams with different protections schemes on link under EEP.
3. PSNR and Merit
Fig. 27, Fig. 28 and Fig. 29 show the average PSNR of the reconstructed Akiyo,
Foreman and Mobile test video streams respectively; when different schemes are used
to guard against crosstalk induced errors on 2mm and 2mm long link wires. In the
baseline design, the link wires are driven by 4X sized driving repeaters that are present
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Fig. 29. PSNR results for Mobile test streams with different protection schemes on
2mm and 3mm long links.
every 1mm of link length. A description of the different schemes for which average
PSNRs have been reported here can be found in III. From Fig. 27, Fig. 28 and
Fig. 29, it may be observed that average PSNR of the reconstructed video streams
are unacceptable in the baseline design due to its high BER making it imperative
to use some protection scheme to reduce errors due to crosstalk. Amongst all the
designs studied, the reconstructed frames had the highest average PSNR values when
TransSync and RecSync schemes were used to combat crosstalk on link wires. This
trend is more apparent when PEs on the network are separated by 3mm long links.
While RecSync clearly performs better than all other schemes, the average PSNR
of the reconstructed streams with XOR and TEC protection schemes is somewhat
similar to that of TransSync. XOR and TransSync however come at the cost of an
increased area and energy consumption overhead. To get a more holistic picture of the
performance of any protection scheme and its associated overhead, we come up with
a design metric called Merit (Eqn. 4.3); which is the ratio of the average PSNR of
the reconstructed video stream with the protection scheme employed on link and the
product of the normalized area and normalized energy consumption in the scheme.
The area and energy consumption of all schemes are normalized to that of the baseline
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Fig. 30. Merit of different protection schemes on 2mm long link wires.
design to obtain the Merit figures.
Merit =
PSNR
NormalizedArea×NormalizedEnergy (4.3)
The design metric Merit proposed here accords equal importance to both area
and energy overhead of the protection schemes. The metric may be easily modi-
fied depending on the design requirements when only one of the two overheads is
of importance and the scheme with the best Merit may be chosen to obtain the
best performance with the given constraints on area or power budget. Fig. 30 and
Fig. 31 show the merit of different protection schemes for 2mm and 3mm long link
wires. From these figures, it may be noted that although the PSNR performance of
TransSync and RecSync schemes is better than that of TransSync 2 lines scheme,
because of its small energy and area overheads, the TransSync 2 lines scheme has the
best PSNR performance for all the test video streams studied. Also, while the PSNR
performance of XOR and TEC is similar to those TransSync and RecSync schemes,
the Merit of these schemes is small because of the large area and energy overhead.
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Fig. 31. Merit of different protection schemes on 3mm long link wires.
Table IX. Distribution of priority parts in test video streams.
Data Distribution
Partition Foreman Akiyo Mobile
Priority A 44.8% 44.6% 47.1%
Priority B 29.6% 40.4% 19.8%
Priority C 25.4% 14.6% 32.9%
4. UEP Results
Now that we have analyzed the PSNR performance and the overheads of different
protection schemes on link with equal error protection (EEP) for all data priority
partitions, we now investigate the benefits of unequal error protection (UEP) on link.
The partition and prioritization for H.264 data is shown in Fig. 25 and the distribution
of priority parts in the test video streams studied is shown in Table IX.
Table X shows the different configurations of protection schemes studied to eval-
uate the benefits of UEP on link against crosstalk induced errors. We choose to
implement UEP with only TransSync 2 lines, TransSync and RecSync schemes since
these schemes have the highest Merit (Fig. 30, Fig. 31) amongst all the schemes stud-
ied. Also, it much simpler to dynamically switch on/off these protection schemes for
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Table X. Protection schemes employed on link with data partitions for different UEP
configurations studied.
Configuration Priority A Priority B Priority C
Case 1 Baseline Baseline Baseline
Case 2 TransSync Baseline Baseline
Case 3 TransSync TransSync Baseline
Case 4 TransSync TransSync TransSync
Case 5 TransSync 2l Baseline Baseline
Case 6 TransSync 2l TransSync 2l Baseline
Case 7 TransSync 2l TransSync 2l TransSync 2l
Case 8 RecSync Baseline Baseline
Case 9 RecSync RecSync Baseline
Case 10 RecSync RecSync RecSync
Case 11 RecSync TransSync Baseline
Case 12 RecSync TransSync TransSync
Case 13 RecSync RecSync TransSync
Case 14 RecSync TransSync 2l Baseline
Case 15 RecSync TransSync 2l TransSync 2l
Case 16 RecSync RecSync TransSync 2l
different priority data on the same link. In Table X, Applying UEP on link wires
to the transmitted H.264 video data only makes sense if the BER performance of
the scheme employed for protecting higher priority data parts is better than that of
protection schemes used for lower priority data parts. Since the BER performance
of scheme employed for protecting higher priority parts is better than those of the
schemes used with lower priority parts, more energy is typically spent on securing
higher priority parts of the data. Table X lists all possible UEP configurations ob-
tained by combining RecSync, TransSync and TransSync 2 lines; such that protection
schemes for lower priority data has the same or worse BER performance when com-
pared to those for the higher priority parts. Case 4, Case 7 and Case 10 are EEP
schemes employing the same level of protection for all priority data parts. Case 15
is an example of UEP which uses RecSync module for eliminating intra-flit skew for
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Fig. 32. Results for 2mm long link wires for the UEP schemes analyzed.
only Priority A data parts. During the transmission of Priority B and Priority C
data parts in Case 15, the RecSync module is switched off at the receiving node and
TransSync 2 lines circuit is switched on at the transmitting node.
Fig. 32 and Fig. 33 present the BER performance of the different UEP configura-
tions analyzed, arranged in the increasing order of their average power consumption
from left to right for 2mm and 3mm long links respectively. The lowest tolerable
average BER levels vary between different applications. Fig. 32 and Fig. 33 enable
the designer to select the UEP configuration with the least energy consumption to
meet a specified BER performance. For example, if the PEs are placed 3mm apart
on the die and the application requires a minimum average PSNR of 35dB (dotted
yellow line in Fig. 33) for Akiyo streams, then the leftmost UEP configuration in
Fig. 33 for which the average PSNR is greater than 35dB should be chosen as the
solutions. For the given example, Case 15 offers an average PSNR performance of
35.04dB at approximately 20% lesser overall energy consumption when compared to
Case 15 which offers 38dB of average PSNR. We have therefore presented a design
methodology which allows the designers to achieve the required performance levels
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Fig. 33. Results for 3mm long link wires for the UEP schemes analyzed.
with the least energy consumption using unequal error protection on link wires against
crosstalk induced errors.
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CHAPTER V
CONCLUSION
With the advent of Network on Chip (NoC) designs where communication processing
elements (PEs) are placed on separate nodes, communication latency critical to the
total application execution time and more and more new algorithms are communica-
tion limited rather than processing limited. Several recent works have proposed NoC
designs with fast asynchronous bypass paths to reduce the average latency for com-
munication between interacting nodes. Such designs are however plagued by intra-flit
skew which leads to violation of setup-hold constraints and therefore packet errors.
We have presented the TransSync and RecSync to combat intra-flit skew on long ink
wires. The TransSync design skews signal transitions intelligently at the transmitter
before they are transmitted to minimize intra-flit skew while RecSync eliminates the
accrued intra-flit skew at the receiver by waiting for the last arriving transition.
Chapter II presents the TransSync and RecSync schemes for combating intra-
flit skew in flits that have to travel several hops on fast asynchronous bypass paths
in low latency NoC designs. In Chapter III, a formal analysis of the bit error ratio
(BER) performance of a host of crosstalk prevention and error correcting schemes has
been carried out and their performance and overheads have been compared to those
of TransSync-RecSync. Chapter IV studies the benefits of unequal error protection
(UEP) on link on a MPSoC video decoder design using a suite of H.264/AVC test
video streams.
To summarize, this work demonstrates the following:
• TransSync-RecSync help in reducing errors resulting from crosstalk induced
timing failure.
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• True low latency communication leveraging asynchronous bypass on long paths
in NoC design is possible with much smaller overheads and router modifications
when compared to most existing solutions.
• BER performance in presence of crosstalk and variations for several existing
crosstalk prevention and error correcting schemes has been analyzed and com-
pared to that of TransSync and RecSync schemes.
• It has been shown that unequal protection against crosstalk induced errors on
link wires can result in considerable power savings with acceptable degradation
in performance using UEP.
• UEP on link using TransSync, TransSync 2 lines and RecSync schemes have
been demonstrated for video decoder on NoC with H.264 video test streams.
For Akiyo test streams transmitted over 3mm long link wires, UEP can lead to
as much as 20% of power savings with 3dB of degradation in average PSNR.
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